

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER: _____**

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [more »](#)

spice model hardware (correlation OR verif)

[Advanced Search](#)[Preferences](#)**Web** Results 1 - 10 of about 10,100 for **spice model hardware (correlation OR verification)**. (0.21 seconds)**[PDF] Design for Manufacturability and Power Estimation Physical issues ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... accurate - Much faster than **SPICE** • Gate level ... than simulation • Hard to **model** real delays ... Circuits Simulation – Analog **Hardware Description Languages** ...www-cad.eecs.berkeley.edu/~nardi/EE219A/lectures/lec25_bw_2xp.pdf - [Similar pages](#)**[PPT] Design for Manufacturability and Power Estimation**File Format: Microsoft Powerpoint 97 - [View as HTML](#)... Much faster than **SPICE**. Gate level (Powergate, DesignPower). ... Less accurate than simulation. Hard to **model** real delays. ... Analog **Hardware Description Languages**. ...www-cad.eecs.berkeley.edu/~nardi/EE219A/lectures/lec25.ppt - [Similar pages](#)[More results from www-cad.eecs.berkeley.edu]**[PDF] Mixed-Signal Simulation of Digitally Controlled Switching ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... system based on a **hardware** description language ... provides fast simulation and conceptual system **verification**. ... B. Verilog/**Spice Model** Detailed **verification** of ...ece-www.colorado.edu/~pwrelect/pubarch/simulation-compel02.pdf - [Similar pages](#)**TechOnLine - Complete SoC Design, Verification Reign at DAC ...**... Synopsys claims a close **correlation** between the ... analysis of algorithms, architecture, **hardware**, and software ... generate an equivalent lumped **Spice model** that fits ...www.techonline.com/community/related_content/20674 - 80k - Sep 29, 2004 - [Cached](#) - [Similar pages](#)**MOSFET Modeling With SPICE: Principles and Practice**... the only complete single-volume reference for **SPICE** modeling in ... of various models with specific **hardware**, then looks ... full listing of all of the **model** equations ...www.phptr.com/title/0132279355 - 20k - [Cached](#) - [Similar pages](#)**[PDF] Power Plane Spice Models for Frequency and Time Domains**File Format: PDF/Adobe Acrobat - [View as HTML](#)... A simple method of simulating the power planes in **spice** has been presented. ... **Model** to **hardware correlation** has been shown in the frequency and time domains. ...www.si-list.org/files/published/sun/epep_2000.pdf - [Similar pages](#)**[PDF] Simultaneous Switch Noise and Power Plane Bounce for CMOS ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... by an array of transmission lines [2]. The concepts demonstrated in the **model** to **hardware correlation** above ap- ply to the 2 dimensional case. **Spice** has been ...www.csee.umbc.edu/vlsi/reports/ssn_pwr_planes.pdf - [Similar pages](#)**[PDF] Microsoft PowerPoint - P7. Accurate Modeling and Verification ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... Seamless access to measurement **hardware**/data • Benefits ... Accurate Modeling & **Verification** Tools for ... to handle dispersion • **Spice model** translator • **Spice** ...eesof.tm.agilent.com/pdf/asia_forum_2004_07.pdf - [Similar pages](#)**[PDF] Microsoft PowerPoint - JC_SRC_03.ppt**File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Model to Hardware Correlation**. ... 04/22/03 Modeling and Simulation Methodology Physical Layout Analysis of PDN using TMM Construction of **SPICE** net-list ...
www.ece.gatech.edu/research/labs/hppdl/ fall2002/People/Current/Jinwoo%20Choi/JC_SRC_03.pdf -
[Similar pages](#)

Technical Papers

... An Improved Mosfet **Spice Model**: Supports the development ... Solidification: Static Functional **Verification** with Solidify; ... Using Solidify and **Hardware Emulation**; Tau ...
www.edacafe.com/technical/techpapers.php - 22k - Sep 29, 2004 - [Cached](#) - [Similar pages](#)


Gooooooooogle ►

Result Page: 1 [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google

**Web**Results 1 - 10 of about 94 for "**model to hardware correlation**". (0.51 seconds)**IEEE Xplore: Model to hardware correlation for power distribution ...**

... **Model to hardware correlation** for power distribution induced I/O noise in a functioning computer system Sungjun Chun Smith, L. Anderson, R. Swaminathan, M. Sch ...

ieeexplore.ieee.org/xpl/abs_free.jsp?arNumber=1008114 - Supplemental Result - [Similar pages](#)

[PDF] Model to Hardware Correlation for Power Distribution Induced I/O ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

www.si-list.org/files/published/sun/ectc_2002_pds.pdf - [Similar pages](#)

[PDF] Power Plane Spice Models for Frequency and Time Domains

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Important frequency and time domain properties are demonstrated through simulation and **model to hardware correlation** is established in both domains. ...

www.si-list.org/files/published/sun/epep_2000.pdf - [Similar pages](#)

[More results from www.si-list.org]

ICCAD

Physical Design Track - Track 2. **Model to Hardware Correlation** Beyond 65nm.

Sunday, 1:00 PM to 2:15 PM, Cascade Ballroom. Speaker: Sani ...

www.iccad.com/sunes2.html - 11k - Sep 29, 2004 - [Cached](#) - [Similar pages](#)

[PDF] Microsoft PowerPoint - JC_SRC_03.ppt

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Packaging Research Center Georgia Institute of Technology 04/22/03 **Model to Hardware**

Correlation for Bare Board Solid line: Model * line: Measurement Solid line ...

www.ece.gatech.edu/research/labs/hppdl/fall2002/People/Current/Jinwoo%20Choi/JC_SRC_03.pdf - [Similar pages](#)

[PPT] Model to Hardware Correlation for IBM's HyperBGA Test Vehicle

File Format: Microsoft Powerpoint 97 - [View as HTML](#)

... THE. . GROUP. **Model to Hardware Correlation** for IBM's HyperBGA Test Vehicle. Jinwoo Choi. Ph.D. Student. School of Electrical and Computer Engineering. ...

www.ece.gatech.edu/research/labs/hppdl/fall2002/People/Current/Jinwoo%20Choi/JC_SRC_02.ppt - [Similar pages](#)

[More results from www.ece.gatech.edu]

[PDF] Simultaneous Switch Noise and Power Plane Bounce for CMOS ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... computer resource. It has become harder and harder to get meaningful **model**

to hardware correlation for the large SSN problem. It ...

www.csee.umbc.edu/vlsi/reports/ssn_pwr_planes.pdf - [Similar pages](#)

FreeLists / si-list / [SI-LIST] Re: resend - Specctrusquest model ...

... to obtain an intrinsic inductance value for a capacitor that is useful for SPICE simulation and will produce good **model to hardware correlation** results in a ...

www.freelists.org/archives/si-list/06-2003/msg00153.html - 12k - [Cached](#) - [Similar pages](#)

FreeLists / si-list / [SI-LIST] Re: Capacitor ESR

... measured results. Try simulating model using Hspice and you should definitely

get good **model to hardware correlation**. Usually I ...

www.freelists.org/archives/si-list/07-2003/msg00229.html - 13k - [Cached](#) - [Similar pages](#)

[More results from www.freelists.org]

[PDF] [The I/O Power Supply Modeling For Pentium 4 Microprocessor ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... 6. REFERENCES [1] S. Chun, L. Smith, R. Anderson, M. Swaminathan, "Model to hardware correlation for power distribution induced I/O noise in a functioning ...

www.sigtry.com/papers/epep2002/IOpower_GangJI_2.pdf - [Similar pages](#)


Gooooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google



Web Results 1 - 10 of about 820 for spice model hardware (correlation OR verification) wafer. (0.23 second)

[PDF] The missing link to seamless simulation - Circuits and Devices ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... languages, lookup-table approaches, **hardware** description languages ... Extension to process **correlation** and block-level ... II layout files and **SPICE** model parameters. ...

www.ntu.edu.sg/eee/eee6/LectureNotes/Pub/C&D1.pdf - [Similar pages](#)

[PDF] Developing the Virtual Wafer Fab Technology for the Deep Submicron ...

File Format: PDF/Adobe Acrobat

... Then, **SPICE** parameters can be obtained ... manufacturing – characterization – simulation – **verification**." A chip ... a high-level **hardware** description language ...

www.ntu.edu.sg/eee/eee6/LectureNotes/Pub/vwf.pdf - [Similar pages](#)

[More results from www.ntu.edu.sg]

[PDF] Microsoft PowerPoint - 04_designflow.ppt

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... IAIK 10 VHDL Entity **Hardware** module Interface ... simulation for transistors Transistor **model** Switched resistor ... IAIK 34 Simulation Circuit level **SPICE** Developed at ...

www.iaik.tu-graz.ac.at/teaching/05_vlsi-design/slides/04_designflow.pdf - [Similar pages](#)

[PDF] FSA PDK Checklist,

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... the same on all **hardware** platforms if ... Statistical **model**) summarizes the **SPICE** **model** included for ... the foundry documentation specifies the **correlation** (eg lot to ...

www.fsa.org/committees/foundry/ChecklistUsersGuide1_5.pdf - [Similar pages](#)

[PDF] Users Guide

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... any limitations in the extraction **hardware** or software ... 6. **Model** Validation Definitions for **Model** Validation 1 ... FSA MS/RF **SPICE** **Model** Checklist Users Guide 0.2 ...

www.fsa.org/committees/foundry/ModelingChecklistUsersGuide0_2.pdf - [Similar pages](#)

[More results from www.fsa.org]

[PDF] Design Intent

File Format: PDF/Adobe Acrobat

... system performance and power consumption • **Hardware** design at its ... their own version of **SPICE** under license from UCB • The simulator, **model** expression and ...

www.artisan.com/products/papers/ACDC03_DesignIntent.pdf - [Similar pages](#)

Employment - Israel

... start-xrc, Arcadia) and simulation tools (**spice** and epic ... and serve as a technical role **model** to the ... have a strong background in **hardware verification** and have ...

www.zoran.com/employment/israel.html - 44k - [Cached](#) - [Similar pages](#)

PDF Solutions / Solutions :: Technology

... pdFasTest™ **hardware** system, Highly efficient parallel ... pdSPICE™ software, Statistical **SPICE** **model** extraction. ... System (YMRS) software, **Model**-driven production ...

www.pdf.com/services_tech.phtml - 13k - [Cached](#) - [Similar pages](#)

[PDF] Connecting TCAD to Tapeout

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... with changes in production **hardware** and portability ... for the highest quality **SPICE** models from data acquisition to parameter extraction to **model verification**. ...

www.silvaco.com/company/corpBrochure72dpi.pdf - [Similar pages](#)

[Silvaco - Products - UTMOST datasheet](#)

... Worst case and corner **model** generation. UTMOST III Inputs/Outputs. Rev. 070804_13.

Search Silvaco: ... **Spice** Models. **Spice** Modeling Services. **Hardware**: ...

www.silvaco.com/products/model_extraction/utmost_datasheet.html - 36k - Sep 29, 2004 -

Cached - [Similar pages](#)

Gooooooooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google



Web Images Groups News Froogle more »

spice model wafer

Search

Advanced Search
Preferences

Web

Results 1 - 10 of about 6,690 for **spice model wafer**. (0.41 seconds)

Wafer Electrical Test Data/SPICE Model Parameters

Home --> **Wafer Electrical Test Data/SPICE Model Parameters**, Site Map. ... **Wafer Electrical Test Data and SPICE Model Parameters**
Active Processes. ...
www.mosis.org/test/ - 13k - Sep 29, 2004 - Cached - Similar pages

Sponsored Links

Wafer World Inc.

Wafers 1- 6" Si, MEMS, FZ, GaAs, Ge Optical Quartz, ZnSe, ZnS, Sapphire
www.waferworld.com

[See your message here...](#)

FAQs: MOSIS Spice Model Parameters

... **wafer** lots can provide useful information about the effects of process variations on the performance of your design. 2.0 The header for the **SPICE BSIM3v3 model** ...
www.mosis.org/support/faqs/faq_spice.html - 26k -
Cached - Similar pages
[More results from www.mosis.org]

Wafer Electrical Test Data / SPICE Model Parameters

Wafer Electrical Test Data and SPICE Model Parameters. MOSIS provides electrical test data and **SPICE** parameters for most **wafer** lots. ...
iroi.seu.edu.cn/cmps/tech/www.mosis.org/ Technical/Testdata/tech_parameters.htm - 3k -
Cached - Similar pages

Silvaco - Products -SPAYN

... SPAYN accepts UTMOST generated **SPICE model** library formats, Virtual **Wafer** Fab format, and other industry formats (RS/1TM, CSV, MS EXCELTM). ...
www.silvaco.com/products/ analog/vyper/spayn/spayn_datasheet.html - 25k -
Cached - Similar pages

[PDF] SPAYN Statistical Parameter and Yield Analysis

File Format: PDF/Adobe Acrobat - [View as HTML](#)
... SPAYN accepts UTMOST generated **SPICE model** library formats, Virtual **Wafer** Fab format, and other industry formats (RS/1 TM , CSV, MS EXCEL TM). ...
www.silvaco.com/products/ analog/vyper/spayn/spayn_lowres.pdf - Similar pages
[More results from www.silvaco.com]

Supertex - SPICE Models

SPICE models for each product will either be in the main .lib file or individual .cir file.
Some ... time. Part Number, **SPICE Model File**, ...
www.supertex.com/**spice_models.html** - 46k - Cached - Similar pages

VLSI CAD SPICE3 SUPPORT

... Mosis, **Wafer Electrical Test Data and SPICE Model Parameters** of CMOS transistor **models** using BSIM 3.1 of HP, AMI and TSMC processes, none, **Spice** Directory. ...
bear.ces.cwru.edu/eeecs_cad/cad_spice.html - 14k - Cached - Similar pages

Products/Spicemodels

... into our search [Go] field, or 2. Click Product buttons for part number links to **SPICE Models**, or 3. Click on data sheets **Spice Model** links to **SPICE Models**. ...
www.diodes.com/products/spicemodels/index.php - 36k - Cached - Similar pages

[DOC] Materials Engineering 166

File Format: Microsoft Word 2000 - [View as HTML](#)

... Extract oxide thickness variance across a **wafer** and **wafer** to **wafer** using Filmetrics. ...
Extract level 1 **spice model** parameters from test circuit structures. ...
www.enr.sjsu.edu/~dparent/ee167/LearningObjectives.doc - [Similar pages](#)

austriamicrosystems

... of electrical test parameters (production control parameters) monitored on every silicon **wafer**. A perfect match between the statistical **SPICE models** and the ...
www.austriamicrosystems.com/05foundry/stat.htm - 15k - [Cached](#) - [Similar pages](#)


Go000000000gle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google



Category Browsing Results

... **Hardware** Modeling in C. Index ... Mosfet Models for **Spice** Simulation, Including BSIM3v3 and BSIM4. ... Solving The Partial Differential Equations Which **Model** the Physics ...
opamp.com/cf/browse.cfm?Main=ELECTRONICS%2FCOMMUNICATIONS&Sub1=VLSI - 101k -

[Cached](#) - [Similar pages](#)

[\[PDF\]](#) [Structured Design](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... feedback y Slow (much faster than **SPICE**) ... of Engineering, University of Regina **Hardware** Modeling (cont ... y Issues – Part Availability – **Model** Generation (< 1 ...

www.doe.carleton.ca/~rmason/Teaching/489-d.pdf - [Similar pages](#)

◀ Goooooooooooooogle ▶

Result Page: [Previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [13](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google



Web Images Groups News Froogle more »

spice model wafer test parameter

Search

Advanced Search

Preferences

Web

Results 1 - 10 of about 4,680 for spice model wafer test parameter. (0.23 seconds)

Wafer Electrical Test Data/SPICE Model Parameters

Home --> **Wafer Electrical Test Data/SPICE Model Parameters**, Site Map. ... **Wafer Electrical Test Data and SPICE Model Parameters** Active Processes. ...
www.mosis.org/test/ - 13k - Cached - Similar pages

Wafer Electrical Test Data/SPICE Model Parameters (inactive ...)

Wafer electrical test data and **SPICE** model parameters extracted by MOSIS for inactive processes. The MOSIS Service An Integrated Circuit Fabrication Service. ...

www.mosis.org/test/old-test-data.html - 13k - Cached - Similar pages

[More results from www.mosis.org]

Wafer Electrical Test Data / SPICE Model Parameters

Wafer Electrical Test Data and SPICE Model Parameters. MOSIS provides electrical test data and **SPICE** parameters for most **wafer** lots. ...
iroi.seu.edu.cn/cmps/tech/www.mosis.org/Technical/Testdata/tech_parameters.htm - 3k - Cached - Similar pages

Silvaco - Products -SPAYN

... **Wafer** Map displaying **wafer-to-wafer** and die-to ... plot, and response surface **model** display options. ... Users range from **SPICE** parameter extraction, process development ...

www.silvaco.com/products/ analog/vyper/spayn/spayn_datasheet.html - 25k - Cached - Similar pages

[PDF] SPAYN Statistical Parameter and Yield Analysis

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Wafer** Map displaying **wafer-to-wafer** and die-to ... plot, and response surface **model** display options ... Users range from **SPICE** parameter extraction, process development ...

www.silvaco.com/products/ analog/vyper/spayn/spayn_lowres.pdf - Similar pages

[More results from www.silvaco.com]

Semiconductor Characterization/Modeling Engr needs work

... Calibrated **models** to silicon using Ring Oscillator simulations and ... **Spice** accuracy improved using back-annotated netlist ... Pass/Fail reports for **wafer** and lot ...
www.craigslist.org/sby/res/40277846.html - Similar pages

1st Silicon :: News

... on silicon is 5 percent faster than **Spice** simulation ... 10 percent of accuracy of the device **models**, performed as ... p-channel devices on that particular **wafer**, 1 st ...
www.1stsilicon.com/news-articles-020501.html - 43k - Cached - Similar pages

[PDF] MEMS Pro V3

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... accuracy of simulations Standard **test** structures for ... Truncates specified depth/thickness from **wafer**. ... Equivalence checking between **Spice** **models** generated by ...
ari.uta.edu/acs/jmireles/ MEMSclass/Layout_Presentation.pdf - Similar pages

[PDF] Aurora datasheet

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... matrices, network analyzers and **wafer** probers ■ Extract ... **models** and add custom **Spice**

simulators within ... characteristics and producing compact **models** for use ...
www.synopsys.com/products/mixedsignal/aurora_ds.pdf - [Similar pages](#)

[PDF] [Using Multivariate Nested Distributions To Model Semiconductor ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... The **SPICE** device **model** used MOSIS **test wafer** parameter values for all **parameters** except the four which were statistically modeled in the previous section. ...

users.ece.gatech.edu/~mbrooke/papers/1999/00744523.pdf - [Similar pages](#)

Gooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 [10](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google

PORTAL
US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login
Search: The ACM Digital Library The Guide
+spice +wafer +model +test +parameter*

THE ACM DIGITAL LIBRARY

 Feedback Report a problem Satisfaction survey

Terms used **spice wafer model test parameter**

Found 48 of 143,484

Sort results by

 Save results to a Binder[Try an Advanced Search](#)

Display results

 Search Tips[Try this search in The ACM Guide](#)
 Open results in a new window

Results 1 - 20 of 48

Result page: **1** [2](#) [3](#) [next](#)Relevance scale **1 Analog IP Testing: Diagnosis and Optimization**

C. Guardiani, P. McNamara, L. Daldoss, S. Saxena, S. Zanella, W. Xiang, S. Liu

March 2002 **Proceedings of the conference on Design, automation and test in Europe**Full text available:  [pdf\(172.01 KB\)](#)Additional Information: [full citation](#), [abstract](#) [Publisher Site](#)

In this paper, we present an innovative methodology to estimate and improve the quality of analog and mixed-signal circuit testing. We first detect and reduce the redundancy in the electrical test measurements (e-tests), then we identify the e-test acceptability regions by considering performance specifications as well as process parameter distributions. Finally, we provide an effective metric for the accurate assessment of the parametric test coverage of embedded analog IP. Experimental results con ...

2 Models and metrics of interconnect performance: Investigating the frequency dependence elements of CMOS RFIC interconnects for physical modeling

B. H. Ong, C. B. Sia, K. S. Yeo, J. G. Ma, M. A. Do, E. P. Li

February 2004 **Proceedings of the 2004 international workshop on System level interconnect prediction**Full text available:  [pdf\(488.40 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Various structures of on-wafer interconnect for CMOS RFICs fabricated by using 0.18um CMOS are investigated experimentally. The measured S-parameters in terms of the dimensions and frequencies are presented in the paper. Frequency dependence elements of interconnect is extracted from the measurement. A scalable physical model is derived and quantified using measurement results for straight top-metal interconnect.

Keywords: distributed effects, frequency dependence elements, physical model, skin effects

3 An efficient statistical analysis methodology and its application to high-density DRAMs

Sang-Hoon Lee, Chang-Hoon Choi, Jeong-Taek Kong, Wong-Seong Lee, Jei-Hwan Yoo

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**Full text available:  [pdf\(161.64 KB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#) [Publisher Site](#)

In this work, a new approach for the statistical worst case of full-chip circuit performance

and parametric yield prediction, using both the Modified-Principal Component Analysis (MPCA) and the Gradient Method (GM), is proposed and verified. This method enables designers not only to predict the standard deviations of circuit performances but also track the circuit performances associated with the process shift by measuring E-tests. This new method is validated experimentally during the developme ...

Keywords: Design for Manufacturing , statistical SPICE modeling, Principal Component Analysis, Gradient Method, High-Density DRAMs

4 CMU-CAM system

Andrzej J. Strojwas

June 1985 **Proceedings of the 22nd ACM/IEEE conference on Design automation**

Full text available:  pdf(811.28 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes a software system for Computer Aided Manufacturing (CAM) of VLSI circuits being developed at Carnegie-Mellon University. In developing the system, a major effort was devoted towards the computational efficiency of the algorithms implemented. The results obtained with this system indicate that it can be used for a variety of real-life tasks, such as optimal process design, process diagnosis and control, in commercial fabrication lines. We believe that such a system provi ...

5 Modeling and simulation of high-frequency integrated circuits based on scattering parameters

A. T. Yang, C. H. Chan, J. T. Yao, R. R. Daniels, J. P. Harrang

June 1991 **Proceedings of the 28th conference on ACM/IEEE design automation**

Full text available:  pdf(622.93 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

6 Model order-reduction of RC(L) interconnect including variational analysis

Ying Liu, Lawrence T. Pileggi, Andrzej J. Strojwas

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available:  pdf(63.59 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

7 Testing and Fault-Tolerance: Test generation for resistive opens in CMOS

Arun Krishnamachary, Jacob A. Abraham

April 2002 **Proceedings of the 12th ACM Great Lakes symposium on VLSI**

Full text available:  pdf(100.35 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMOS open defects is made possible by a new delay fault model which combines the advantages of the gate delay fault model and the path delay fault model. We develop a test generation methodology for this fault model which enables generation of test vectors that test a percentage of the longest sensitizable paths in the des ...

Keywords: defect detection, delay testing, resistive opens

8 Influence of manufacturing variations in IDQ measurements: a new test criterion

Juan M. Díez, Juan C. López

January 2000

Proceedings of the conference on Design, automation and test in EuropeFull text available:  pdf(128.07 KB) Publisher SiteAdditional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**9 Issues in timing analysis: Statistical gate delay model considering multiple input switching**

Aseem Agarwal, Florentin Dartu, David Blaauw

June 2004 **Proceedings of the 41st annual conference on Design automation**Full text available:  pdf(184.94 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

There is an increased dominance of intra-die process variations, creating a need for an accurate and fast statistical timing analysis. Most of the recent proposed approaches assume a Single Input Switching model. Our experiments show that SIS underestimates the mean delay of a stage by upto 20% and overestimates the standard deviation upto 26%. We also show that Multiple Input Switching has a greater impact on statistical timing, than regular static timing analysis. Hence, we propose a modeling ...

10 A flexible statistical model for CAD of submicrometer analog CMOS integrated circuits

Christopher Michael, Christopher Abel, C. S. Teng

November 1993 **Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design**Full text available:  pdf(363.42 KB)Additional Information: [full citation](#), [references](#), [citations](#)**11 Highlights of CMU research on CAD, CAM and CAT of VLSI circuits**

John Paul Shen

November 1999 **Proceedings of 1986 ACM Fall joint computer conference**Full text available:  pdf(1.35 MB)Additional Information: [full citation](#), [references](#), [index terms](#)**12 A statistical performance simulation methodology for VLSI circuits**

Michael Orshansky, James C. Chen, Chenming Hu

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**Full text available:  pdf(243.16 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#) Publisher Site

terms

A statistical performance simulation (SPS) methodology for VLSI circuits is presented. Traditional methods of worst-case corner analysis lack accuracy and Monte-Carlo simulations cannot be applied to VLSI circuits because of their complexity. SPS methodology is accurate because no statistical information about the device parameter variation is lost. It achieves efficiency by analyzing the smaller circuit blocks and generating the performance distribution for the entire circuit. Circuit eval ...

Keywords: custom sizing, migration, timing optimazation**13 Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling**

Eric Felt, Stefano Zanella, Carlo Guardiani, Alberto Sangiovanni-Vincentelli

January 1997 **Proceedings of the 1996 IEEE/ACM international conference on**

Computer-aided design

Full text available:  pdf(231.06 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
 Publisher Site

A methodology for hierarchical statistical circuit characterization which does not rely upon circuit-level Monte Carlo simulation is presented. The methodology uses principal component analysis, response surface methodology, and statistics to directly calculate the statistical distributions of higher-level parameters from the distributions of lower-level parameters. We have used the methodology to characterize a folded cascode operational amplifier and a phase-locked loop. This methodology permi ...

Keywords: statistical characterization, mixed-signal circuits, behavioral modeling

14 Metrics, techniques and recent developments in mixed-signal testing 

Gordon W. Roberts

January 1997 **Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(240.28 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
 Publisher Site

This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. We begin by first outlining the role of test in a manufacturing environment, and its impact on product cost and quality. We look at the impact of manufacturing defects on the behavior of digital and analog circuits. Subsequently, we argue that analog circuits require very different test methods than those presently used ...

Keywords: manufacturing defects, manufacturing environment, measurement setups, mixed analogue-digital integrated circuits, mixed-signal testing, product cost, quality

15 Design for manufacturability and yield 

A. J. Strojwas

June 1989 **Proceedings of the 26th ACM/IEEE conference on Design automation**

Full text available:  pdf(700.12 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This tutorial focuses on the design strategies for VLSI circuits that are aimed at achieving manufacturable, high-yielding chips. We review the current status of statistical design methodologies based upon statistically-valid modeling and process characterization approaches. Both parametric and functional yield maximization strategies are covered. This tutorial argues that by providing a better starting point for manufacturing, the profitability and competitiveness can be significantly impr ...

16 Testing and Debugging Custom Integrated Circuits 

Edward H. Frank, Robert F. Sproull

December 1981 **ACM Computing Surveys (CSUR)**, Volume 13 Issue 4

Full text available:  pdf(2.25 MB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

17 The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits 

M. Eisele, J. Berthold, D. Schmitt-Landsiedel, R. Mahnkopf

August 1996 **Proceedings of the 1996 international symposium on Low power**

electronics and designFull text available:  pdf(343.57 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**18 Design-manufacturing interface: Part II - applications**

W. Maly, H. T. Heineken, J. Khare, P. K. Nag, P. Simon, C. Ouyang

February 1998 **Proceedings of the conference on Design, automation and test in Europe**Full text available:  pdf(75.88 KB)  Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

This paper illustrates via examples problems at the design-manufacturing interface that exist in the IC industry today, and the ability of the YAN/PODEMA framework in solving these problems. The need for further development of the framework is also emphasized.

Keywords: manufacturability, yield, critical area, metal utilization, etch rate variation, antenna effect

**19 Performance - manufacturability tradeoffs in IC design**

H. T. Heineken, W. Maly

February 1998 **Proceedings of the conference on Design, automation and test in Europe**Full text available:  pdf(64.48 KB)  Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

Traditional VLSI design objectives are to minimize time-to-first-silicon while maximizing performance. Such objectives lead to designs which are not optimum from a manufacturability perspective. The objective of this paper is to illustrate the above claim by performing performance/ manufacturability tradeoff analysis. The basis for such an analysis, in which the relationship between a product's clock frequency and wafer productivity is modeled, is described in detail. New applied yield models are ...

Keywords: manufacturability, wafer productivity, performance, clock frequency, critical area, yield, design rule shrink

**20 (Special session) embedded tutorial: RF modeling and design methodology: RF design methodologies bridging system-IC-module design**

Robert A. Mullen

January 2004 **Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair 2004**Full text available:  pdf(538.14 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

There has been a long-standing need to link the RF design domains into a connected, common design environment. Such a methodology is possible through implementing system-level behavioral models with different levels of abstraction that can be modeled or co-simulated at the IC circuit level. At module or board design, it is possible to link and simulate multiple chips with board-level components and parasitics in an RFIC design environment. With today's more complex IC designs that are heading toward ...

Results 1 - 20 of 48

Result page: [1](#) [2](#) [3](#) [next](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)